Contact
How to shop
Delivery
Shopping guide
English
341 b
Up to 30 days for returns
Customers also purchased
/
Hardback
64.72
€
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.
About the book
English
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Hardback
160.79
€
/
Paperback
134.21
€
/
Paperback
38.34
€
/
Hardback
51.93
€
/
Paperback
20.38
€
Hi! I'm Libroamiko, your book advisor.
How can I help you?