Free delivery for orders over 69.99 euro.

Check order status

Become part of a community of book lovers from all over the world and get access to a whole bunch of benefits. Create an account for free

Free delivery for purchases over 69.99 €

DPD courier 5.99 € Bpost point 7.99 € Bpost 7.49 € DPD point 3.49 € GLS courier 4.49 €

Contact

How to shop

Help

My account

▸ Empty :-(

Free delivery for orders over 69.99 euro.

MOS Based Adder Design for Multiplication Algorithms

Name: MOS Based Adder Design for Multiplication Algorithms
Brand: LAP Lambert Academic Publishing
SKU: 19345985
Price: 32.06 EUR
Availability: InStock
Author: Afshan Amin Khan
ISBN: 9786137382219

Afshan Amin Khan

Language

English

Book Paperback

Libristo code: 19345985

Publishers LAP Lambert Academic Publishing, November 2017

"One among the current trends in VLSI design is to minimize implementation area either by decreasing... Full description

Libristo code: 19345985

78 b

32.06 €

In stock at our supplier Shipping in 5-8 days

30-day return policy

Customers also purchased

В стране водяных Рюноскэ Акутагава

Hardback

17.49 €

Auswirkungen von Arbeitslosigkeit auf Betroffene und Familie Charisma Capuno

Paperback

16.18 €

Shave Me: La romance de l'ourson et du papillon L.

MP3

13.55 €

Nuestra Celebración del Día de Muertos Ana Aranda

Hardback

15.47 €

Zwischen Macron und Mbappé Mathias Liegmal

Paperback

15.77 €

Korrespondenz-Blatt für die höheren Schulen Württembergs Grotz

Paperback

30.75 €

THE LITTLE BLACK BOOK OF '90S GREATEST HITS HOPKINS Book

binding.

25.28 €

Concordancia Dos Artigos Do Codigo Civil: Com Os Do Respectivo Codigo Do Processo (1877) Jose Caetano Preto Pacheco

Paperback

21.24 €

Histoire de la Peinture En Italie, Depuis La Renaissance Des Beaux-Arts. T. IV Luigi Lanzi

Paperback

31.15 €

Tratamento biológico de águas residuais Carla Aparecida de Oliveira Costa

Paperback

35.71 €

Geltung Und Reichweite Der Privatautonomie Bei Der Errichtung Von Stiftungen Torsten Volkholz

Paperback

128.79 €

Guía Polaris italiano-español Maña Ruiz Constantino

Hardback

6.77 €

Very 'Eavy Very 'Umble Uriah Heep Audio

Audio CD

24.68 €

El mes de María : 31 imágenes bíblicas para cada día Gianfranco Ravasi

Paperback

9.91 €

Urgencias en Pediatría : manual de procedimientos IñóN

Paperback

87.71 €

Gud och Guds folk. En analytisk studie ur ett bibelteologisk perspektiv Kevin Andersson

Paperback

16.18 €

Nouvelles Tablettes Chronologiques de l'Histoire Universelle Ancienne Et Moderne ANSART-F

Paperback

22.15 €

"One among the current trends in VLSI design is to minimize implementation area either by decreasing the feature size or by decreasing the number of devices used to achieve the desired operation. However while doing so it is expected that the voltage value of the designated outputs gets degraded, due to which they might not be suitable for cascaded circuit design. Thus this work provided some basic design strategies that help us achieve circuit minimization of an adder circuit keeping in view its capability of driving the following cascaded stages in applications such as multiplier circuits."