18 344 956 livres à l’intérieur 175 langues
2 905 689 livres numériques à l’intérieur 110 langues
63 953 livres audio à l’intérieur 24 langues
Cela ne vous convient pas ? Aucun souci à se faire ! Vous pouvez retourner les articles jusqu'à 30 jours
Impossible de faire fausse route avec un bon d’achat. Le destinataire du cadeau peut choisir ce qu'il veut parmi notre sélection.
Jusqu'à 30 jours pour les retours
The book presents a succession of RISC-V processor implementations in increasing difficulty (non pipelined, pipelined, deeply pipelined, multithreaded, multicore).Each implementation is shown as an HLS (High Level Synthesis) code in C++ which can really be synthesized and tested on an FPGA based development board (such a board can be freely obtained from the Xilinx University Program targeting the university professors).The book can be useful for three reasons. First, it is a novel way to introduce computer architecture. The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promised to become the machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the High Level Synthesis, a tool which is able to translate a C program into an IP (Intellectual Property). Hence, the book can serve to engineers willing to implement processors on FPGA and to researchers willing to develop RISC-V based hardware simulators.
Bonjour ! Je suis Libroamiko, votre conseiller littéraire.
Comment puis-je vous aider ?